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SMALL GEOMETRY OXIL TRANSISTOR DESIGN CONSIDERATIONS 
S. J. PATCH 
ABSTRACT 
Traditionally, device size has been a limiting factor 
in the level of integration obtainable with bipolar 
integrated circuit design.  This paper explores some of the 
problems involved in shrinking the device size, especially 
in the area of photolithography, and the I-V characteristics 
obtained with the resulting devices.  The devices being 
compared are bipolar transistors with emitter sizes ranging 
from 1.Sum x 1.5um up to 4um x 15.Sum.  They are processed 
with the oxide isolated (OXIL) technology. 
Presented in this paper are results specifying exactly 
what happens to device size versus exposure time using a 
Perkin-Elmer 1:1 projection printer.  As device sizes 
continue to decrease, it is commonly known that the 1:1 
projection printer is beginning to reach its limits in 
resolution.  The results presented show that with 
improvement in supporting technologies, this printer will be 
able to be used for the next couple of years on the 
1. Agraz-Guerena, J.; Panousis, P. T. ; Morris, B. L. ; 
"OXIL, A Versatile Bipolar VLSI Technology", IEEE 
Transactions on Electron Devices, Vol ED-27, #8, August, 
1980, p. 1397-1401. 
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forefront of technology. 
Using the results presented in this paper, the designer 
is better equipped to specify the design size of a small 
feature in order to obtain the desired final size in 
silicon.  The smaller features inherently result in 
spherical junctions.  Using the electrical data presented 
the designer is therefore given a better idea of what to 
expect in regards to performance and whether the smaller 
features add or detract from his specifie 'design.  The 
electrical results tend to show very little deviation from 
theory even as the device size decreases.  This paper does 
not intend to serve as a complete design manual, but rather 
as an informative source for future designs. 
-2- 
I.  Introduction 
This thesis is concerned with what can be practically 
accomplished with today's processing ability.  Sixteen 
transistors were designed to compare the 
photolithographically obtainable size and the electrical 
characteristics of the devices.  The transistors chosen were 
bipolar down transistors processed in OXIL, an oxide 
isolated technology.  Bipolar circuits have traditionally 
been used in applications where high speed, current 
sourcing, and linear interfacing capabilities are important. 
The down transistor is the more conventional npn device. 
(See Figure 1, Pg. 10) It is inherently a high frequency, 
high current, low output impedance device and will be 
discussed in detail later. 
The OXIL technology, discussed in Section II, is a high 
density, high frequency technology.  Because it isolates 
devices with oxide it has a low parasitic capacitance 
associated with it and density is improved.  With OXIL it is 
2 
theoretically possible to make I L (Integrated Injection 
Logic), CML (Current Mode Logic), TTL (Transistor Transistor 
Logic), and memory and logic circuits on the same chip.  By 
shrinking the device sizes, packing density and performance 
improve.  Since OXIL is such a versatile technology, 
transistors were chosen to see what limits can or must be 
imposed on the devices and the processing when the device 
-3- 
size decreases.  A key element acting as a driving force 
behind this research is that a process is not useful in a 
manufacturing environment unless circuits can be mass 
produced with repeatable acceptable yields. 
Twenty-five years ago, few people would have ever 
imagined the complexity available on a small silicon chip. 
Today, more functions can be implemented on a 1/4" square 
chip than were available in most complex systems in 1959. 
All of this has become possible because of technological 
improvements in three areas; circuit design, processing, and 
systems design.  Improvements in circuit design and systems 
design seem to be reaching a relative plateau; for increases 
in the level of integration to continue, future improvements 
must continue in the area of processing.  This paper 
attempts to investigate the extent to which the current 
industry processing technology can be extended.  It focuses 
on what can be practically manufactured in industry and the 
characteristics of the resulting devices.  It also attempts 
to suggest areas of processing requiring the most 
improvement, such as photolithography. 
Photolithography is the transfer of patterns from a 
mask to thin films, called photoresist, on the surface of a 
wafer.  It has made possible the bridge from a discrete 
device to many devices interconnected on one chip.  The 
photoresist used acts as an acid resistant protective 
-4- 
covering against etching.  The process of photolithography 
makes it possible to selectively dope small areas of 
silicon, enabling many devices to be fabricated at the same 
time.  This brings the cost of processing one device down 
considerably and reduces the system costs because there is 
less external interconnect required. 
Future increases in packing density probably will have 
to depend upon improvements in the field of processing and 
specifically photolithography.  The present industry 
standard, optical projection lithography, is coming close to 
reaching its limit in its ability to shrink devices.  Four 
areas of improvement are necessary for continued size 
reduction due to lithography.  They are:  1) utilization of 
far ultraviolet exposure, 2) development of new resist 
technologies, 3) improved process control, and 4) a new 
generation of mask aligners.  There are currently other 
types of lithography under development but none has yet 
reached the point where industry would benefit from the 
expenditure of capital necessary to implement the systems. 
Therefore, improvements in the application of optical 
projection lithography are necessary. 
In theory, resolution is known to be proportional to 
NA/^ where NA is the numerical aperture and ^ is the 
exposing wavelength.  Therefore, to improve resolution 
either NA must be increased or Jv decreased.  It is known 
-5- 
that line width control is adversely affected by increasing 
NA, so this leaves decreasing the exposing wavelength for 
better resolution.  Presently most exposures are done in the 
o o 
range of 3400-4600A, with a mean around 4000A.  It seems 
o 
possible to extend the range as far down as 2400A (for 
ultraviolet), but for production purposes improvement in 
resist technologies must occur first.  Resist thickness must 
be great enough to limit pinhole effects, but thin enough to 
absorb light and be photosensitive.  As the wavelength of 
exposure light is decreased, so must the thickness of 
photoresist.  The problem is that the resist must still 
guard against pinhole effects.  New multilayer resist 
techniques are being examined which enable the smaller 
features to be defined with adequate resolution and also 
prevent pinholes. 
To increase packing density by improving 
photolithography, improvement also must take place in the 
area of process control.  For example, wafer distortion is 
caused by the many contractions and expansions of wafers 
during processing.  This results in some parts of the wafer 
being out of focus while others are in focus during the 
exposure steps in processing.  A prime source of this 
thermal stress occurs during oxidation.  Most oxidations are 
done in the (900-1200°) range, and temperature control 
become difficult to maintain with temperatures this high. 
-6- 
The ideal would be to do the oxidation at a lower 
temperature and higher pressure.  Techniques are currently 
being perfected to do this in production. 
The last area of improvement needed for optical 
projection lithography to move to increasingly smaller 
devices is a new generation of mask aligners.  These mask 
aligners must be fully automated requiring no operator 
intervention.  They must provide better resolution at higher 
throughput.  The ability to make smaller features is of 
little value if the level3 cannot be aligned accurately. 
If improvements can be made in these four areas, 
optical lithography can adequately serve industry's needs 
for the next few years.  The next few chapters discuss 
processing and photolithography.  The results of shrinking 
device sizes are presented and the associated problems are 
d iscussed. 
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II.  Processing 
A.  The Process Sequence 
The processing sequence used in the fabrication of the 
OXIL transistors is a ten level process.  Three different 
transistor types are capable of being realized with 
different combinations of these steps.  Below is a table of 
2 
the process sequence for the OXIL down transistor. 
Process Sequence 
Process Step Speci fications 
Sb ion-implant 25  Q/[] 
Boron   ion-implant 200  0/[ ] 
Epitaxial   Layer   Deposition       0.3Q-cm,   2um 
Boron  diffusion 50Q/[] 
Boron   ion-implant 
Selective oxidation 
As   -   ion-implant 
Contact   window 
First   Level   Metal 
600O/N 
2. Oum 
20Q/[] 
Function 
Bur ied 
Col lector 
Channel   Stop 
Substrate 
contact 
Base/resistc." 
Isolation 
Emitter 
Base/Schottky 
Contact 
Ti-Pt 
2.   Agraz-Guerena,   p.   1398. 
Via window 
Second Level Metal Ti-Pt-Au 
The  wafer   starting  material   is   10{l-cm   < 111 >  p-type 
silicon.     Antimony   is   implanted   into   this  silicon  and 
diffused   forming   a  buried   layer.     This   is   followed   by a 
selective boron   implant  and   the deposition of  a   2um As-doped 
epitaxial   layer.     The  boron-up diffuses during   the   epitaxial 
deposition  producing  a  channel   stop under   the   isolation 
oxide.     Next,   a  selective  boron diffusion   takes  place 
forming   the   substrate  contact   followed   by a  double 
implantation of  boron   for   the  base  of   the   npn   transistor. 
The   first   implantation   is a   shallow high dose   implant   (50kV) 
used   to   control   the   surface  doping   and   to   set   the   sheet 
resistance  at  approximately   600 Q/[].     This   is   followed   by a 
deeper   low-dose   implant  at   200kV  forming   the   active base. 
After all of this comes the key to the OXIL technology, 
the   application  of  high-pressure,   low-temperature  oxidation 
o 
which   isolates   the  devices.     A mask  of   1000A of  silicon 
o 
nitride   is grown  over   500A  of oxide.     The  device   islands  are 
defined   using   a   plasma   etching   process  down   to   a  depth  of 
approximately   lum.     A  layer   of   isolation  oxide   is   then grown 
3.   Agraz-Guerena,   p.   1398. 
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approximately 2um thick.  The mask is removed and an oxide 
° 4 layer 5000A thick is grown. 
Following the oxide growth, windows are opened for the 
arsenic implant which forms the emitter of the transistor. 
A 50kV implant is performed followed by a diffusion 0.7um. 
Next, contact windows for the base are opened and the 
metallization process takes place.  The metallization is a 
two level system with Ti/Pt on the first level, Ti/Pt/Au on 
the second level and PtSi in the windows. 
B.  The Choice of Transistors 
Below is an example of a typical down device. 
C    r-E       /—B 
CHANNEL 
STOP 
FIGURE 1 
4. Agraz-Guerena,   p.   1398. 
5. Agraz-Guerena,   p.   1398. 
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The  device geometries  compared   were  all   OXIL npn down 
transistors.     The  geometries  are   shown   in   Figures   12-17. 
The   transistors  emitter   sizes  were   as   follows   (all   in 
microns) : 
1. 2.5  x   15  emitter 
2. 2.5  x   10  emitter 
3. 4  x   16  emitter 
4. 2.5  x   5  emitter 
5. 3   x   12  emitter 
6. 4   (4x4)   emitters 
7. 5   (3x3)   emitters 
8. 4   (3x3)   emitters 
9. 4   x   16  emitter 
10. 4x4   emitter 
11. 4x8   emitter 
12. 3   x  6   emitter 
13. 2.5  x   2.5  emitter 
14. 3.0   x   3.0  emitter 
15. 4   (2.5x2.5)   emitters 
16. 4   (2.5x2.5)   emitters 
The   transistor   emitters  were  chosen   to   be  compared   both 
photolithographically and   electrically.     Because  of  several 
different   printing   phenomena,   a   small   feature must  be 
compensated  differently  than  a   large   feature.     This  means 
that  a  designer  must   specify   the  mask  size  differently   for   a 
small   feature   than   for  a   large   feature   to get   the correct 
feature   size  on   the  wafer.     Therefore  a   wide   range  of 
feature   sizes,   both  square  and   rectangular,   have  been chosen 
to   be  compared   photolithographically.     For   electrical 
characteristic  comparisons,   the   transistor   emitters  were 
chosen   to  be   2.5x2.5n,   3.0x3.On,   and   4.0x4.On,   where   n   is  an 
integer,   so   that   the   length   is  an   integral   multiple  of   the 
-11- 
width.  In this way, the electrical characteristics of a 
transistor with an emitter that is 2.5x2.5um can be compared 
with one which has an emitter 2.5x5.0um.  Multiemitter 
structures were also chosen to compare for example a 
2.5xl0um emitter with four 2.5x2.5um emitters connected in 
parallel.  Theoretically electrical characteristics such as 
saturation current should be doubled when the area of the 
emitter doubles.  Because of certain printing phenomena to 
be discussed in the next session, this doesn't usually 
happen.  Designers will therefore use a multiemitter 
structure when they require twice the current.  With the 
assortment of transistors used, data will be obtained to 
compare the double area emitters with the multiemitter 
str uctures. 
In order to test the effect of recombination current, 
3x3um and 2.5x2.5um multiemitter structures were duplicated 
with one of the structures having the emitter contact lum 
closer to the b.-se contact than the other.  By comparing the 
collector currents of the two structures, hopefully it will 
be possible to tell whether the recombination current is 
significant, since the recombination current should change 
significantly with the distance between the base and the 
emitter.  The other duplicated structure, the 4xl6um 
emitter, compared two structures in which the base region 
was much larger in one than in the other.  The only other 
-12- 
basic difference occurs in transistor numbers 10 and 11.  In 
both of these structures the buried layer is smaller and the 
-t- 
n  collector region is larger than in the other structures. 
This was included to evaluate the possibility of slightly 
different electrical characteristics.  An indepth look at 
the photolithography used in processing the devices is 
useful for the evaluation and comparison of all these 
dev ices. 
■13- 
III.  Photolithography 
A.  Present and Future Trends 
As was previously mentioned, photolithography is 
perhaps the most constraining aspect in the processing of 
devices with decreasing geometries.  It is defined as the 
process by which patterns are transferred from a mask 
containing the necessary circuit layout information to thin 
films on the surface of the wafer.  These thin films, called 
photoresist, are an ultraviolet light-sensitive polymer.  In 
bipolar processing, process sequences involving 
photolithography may be required as many as ten different 
times to define the different levels in silicon. 
Each time a level needs to be defined, the whole 
photolithographic process must be repeated.  The process 
starts with a thorough cleaning of the wafer surface.  This 
is done to insure proper resist wetting and adhesion.  Both 
organic and inorganic contaminants as well as any residual 
moisture must be removed.  This is best accomplished by 
using a powerful oxidizing agent such as a mixture of 
sulfuric acid and hydrogen peroxide.  This mixture will 
degrease the surface and dissolve any metallic contaminants. 
After the wafer has been properly cleaned, photoresist 
is applied to the surface.  To do this, the wafer is placed 
on a spindle, which holds the wafer down with a vacuum.  A 
-14- 
drop of photoresist is placed in the center of the wafer and 
the wafer is spun rapidly to apply the resist evenly.  This 
is perhaps the most automated of all the steps in the 
photolithographic process.  The thickness of the resist 
determines the resolution possible, as well as the pinhole 
protection as was previously indicated, and step coverage. 
A thicker resist obviously leads to better pinhole 
protection and step coverage, whereas a thinner resist 
yields better resolution.  An optimum value must be chosen 
to compensate for both of these effects.  The thickness of 
the resist is determined by the spin speed, acceleration to 
this speed, and the resist viscosity.  An adhesion promoter 
might be used before the resist is applied to help certain 
resists adhere better.  A pre-exposure bake follows 
application of the resist to promote additional adhesion, 
eliminate residual solvents from the resist and harden the 
resist. 
Next the photoresist is exposed to ultraviolet light in 
certain areas as is determined by the patterns on a mask. 
The industry standard is currently the 1:1 projection 
printer, in which a high quality lens or mirror system is 
used to project the mask image onto the wafer.  The exposure 
energy is very important as it determines how accurately the 
mask pattern is replicated in the resist.  The ultraviolet 
light used is with wavelengths between 0.3-0.45um. 
-15- 
Following the exposure, the wafer is ready to be 
developed.  Two methods are currently used to apply the 
developer: immersion, where the wafer is simply dipped in 
the developer; and coating, where a drop of developer is 
placed on the wafer and spun on.  Typically the same 
equipment used for applying the resist can be used for 
applying the developer.  Usually the developer is specified 
by the manufacturer of the resist and both are proprietary 
information.  The final feature size depends on the 
development time and the temperature of the developer, since 
both affect its chemical behavior.  Hence, both parameters 
must be carefully controlled. 
After development and before etching, a post-exposure 
bake is done. This serves to improve the surface adhesion 
and increase pinhole and chemical resistance of the resist 
as well as to drive away any volatiles retained from the 
developer. Next the resist is inspected and the surface 
etched or electroplated and then inspected again. Finally 
the resist is stripped with a hot mixture of sulfuric acid 
and hydrogen peroxide, and the wafer is ready to move onto 
the next step.  The whole process is shown in Figure 18. 
The three most important elements of the 
photolithographic process are the resists, the masks, and 
the method of printing.  Advances in these three areas would 
make even smaller geometries possible.  The first element is 
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the resists, of which there are two basic types, positive 
and negative.  The effect the two resists have when used is 
depicted in Figure 19.  The positive resist becomes more 
soluble in the developer in exposed areas whereas the 
negative resist becomes less soluble in the developer in 
exposed areas. 
The negative resist is a linear polymer containing a 
few percent of a light sensitive molecule called an 
activator.  The activator absorbs incident radiation and 
promotes cross linking of the polymer.  This increases the 
polymer's molecular weight making it insoluble in the 
exposed areas.  The developer for the negative resist is a 
solvent for the polymer and washes away the unexposed 
photoresist.  An unfortunate side effect is that the 
developer also causes the exposed areas to swell, limiting 
the resolution.  Advantages are that it adheres well to SiO_ 
and metals, it has a good etch resistance to both alkaline 
and acid solutions necessary to etch through the SiO_ and 
metals, it is inexpensive and it has a high degree of 
sensitivity.  However, because of its resolution limits, it 
is mainly used for larger features. 
The positive resist is a polymer containing up to 
twenty-five percent ofjlan inhibitor.  The inhibitor prevents 
wetting and attack by the developer.  When the wafer is 
exposed, the inhibitor is destroyed in the exposed areas and 
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these areas become soluble in an alkaline aqueous based 
developer.  The developer, however, doesn't penetrate the 
unexposed areas but does dissolve them at a non-zero rate. 
This makes development a critical process for positive 
resist.  The positive resist also has problems with poor 
adhesion, high cost and less sensitivity, compared with the 
negative resist.  The positive resist does have excellent 
resolution and is therefore used with care in defining small 
features. 
Another important area to consider for improvement is 
that of the masks.  The masks themselves are made of 
transparent glass and are large enough to cover the wafer 
diameter being used.  The circuit design information is 
stored in a computer and transferred via direct exposure 
with a computer controlled light beam or via an electron 
beam process onto an opaque material covering the surface of 
the glass.  This material is usually one of two types: 
either a photographic emulsion or chromium.  The emulsion is 
a soft material which is easy to pattern and inexpensive but 
is easily damaged.  The chromium masks are much sturdier and 
resistant to damage but are difficult to fabricate and are 
expensive.  However, if properly cared for they can be re- 
used many times.  They also have a much better edge acuity 
than the emulsion masks.  The best chromium masks are those 
patterned by a controlled electron beam.  These masks have 
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superior resolution with no diffraction effects. 
Although the resist and masks are important to 
photolithography, the most critical element is definitely 
the type of printing used.  As mentioned earlier, the 
industry standard is the 1:1 projection printer but this 
machine is quickly reaching its boundaries.  A typical 
projection printer is the Perkin-Elmer 1:1 reflecting 
projection printer and is shown in Figure 20.  This system 
is polychromatic, fairly temperature stable and maintains 
good magnification control.  A problem with this system is 
that the mask and wafer must be in the same focal plane.  It 
is therefore extremely important for good resolution that 
the wafer be perfectly flat.  The system uses spherical 
reflecting mirror surfaces to project the image on the mask 
onto the wafer.  A scanning rather than full field exposure 
mode is required to eliminate distortion of the image.  This 
mechanism moves the mask and the wafer together.  This 
printer has given excellent results in the past but as the 
device geometries shrink towards lum or less, its 
capabilities fall short. 
One other optical exposure system currently in use is 
the step and repeat system.  This method exposes smaller 
areas of the wafer, sequentially stepping and focusing 
across the wafer.  Since the projection field is smaller, 
the resolution obtainable is better.  Problems occur in this 
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system with the resolution between the levels, the focusing 
between images and the reliability of the equipment in the 
manufacturing environment. 
Several new exposure systems are showing promise for 
the future.  The first is a new projection printer working 
with shorter wavelength ultraviolet light (approximately 
0.2-0.3um).  Presently optical projection systems operate in 
a range of 0.3-0.45um.  However, new photoresists need to be 
developed with higher sensitivities and lower absorption 
rates to make this shorter wavelength system work.  In 
addition, as with other types of optical printing, 
diffraction effects will limit the resolution possible. 
The second new system involves soft X-rays and 
proximity printing.  Diffraction effects are eliminated with 
this system because of the shorter wavelengths.  Problems 
which still have to be solved are the development of a mask 
with features opaque to X-rays and a system which ensures 
wafer stability and good throughput. 
The third system is a direct electron beam exposure 
system.  Its resolution is limited only by electron 
scattering in the resist and proximity affects of the. 
closely spaced features.  Unfortunately, this system 
requires a large capital investment and long exposure times 
making the production of even very large single chip 
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memories not justifiable. 
Thus, the work horse of the last few years, the 
projection printer, is left as the most economical method 
for wafer production in the next few years.  The research 
done as background for this paper gives a general idea of 
how far the present system for photolithography can be 
stretched and what the results of stretching this technology 
are. 
B.  Device Design Constraints 
The following will give the reader a better idea of 
what limitations must be placed on the design of the 
devices.  Assume that a mask, feature to be defined in 
silicon has a dimension of "D".  The final value of the 
feature differs in size from the mask dimension due to 
several effects.  These are outlined in Figure 21. 
In order to make the desired mask dimension match both 
the actual mask dimension and the resist dimension as 
closely as possible, it is obvious that one would desire am 
and o-R to be as small as possible.  Another consideration is 
that it ,|s important that the level to level alignment 
deviation to be small in order to decrease the design 
tolerances required.  Misalignment between the levels can be 
caused by operator error, wafer or mask bow conditions, 
temperature or magnification differences or mask 
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misregistration.  The more automated the photolithographic 
process, the less error present. 
The difficulty of achieving the accuracy necessary is 
more apparent when one considers the sizes being designed. 
The smallest emitter designed for this research was 1.5um x 
1.5um.  It was constructed using ten mask levels.  A human 
blood cell is approximately 7um in diameter or about 17 
times larger than the emitter.  A human hair is 
approximately 75um in diameter or 1963 times larger in area 
than the emitter.  It is quite an amazing feat that such 
small transistors can be constructed, and operate so well. 
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IV.     The  Experiment 
A.      Design 
The  wafers  used   for   the   research  were divided   into 
three groups of  seven wafers  per group.     This  was done   to 
expose   the   wafers  at   three different  exposure   settings  and 
to  vary the emitter  sizes of each  transistor.     The  printed 
feature  size   is dependent  upon   the   time   the  wafer   is exposed 
and   the   intensity of   light   it   is  exposed   to.     Therefore, 
each of   the   three groups  were  exposed   at different  exposure 
settings:   145,   115,   and   85.     The  exposure   settings 
themselves  are   relative dial   positions,   and   are   inversely 
proportional   to  exposure   time.     Eighty-five  was   the   longest 
exposure,   and   therefore   resulted   in   the   largest  emitters. 
145   is   the   standard   exposure  used   to   print   4um   x  4um 
emitters.     Each  wafer   contained   16   transistors  which  were 
measured,   present   in   three different  sites  per   wafer:   top, 
center  and   bottom.     The   16   transistors  varied   in design   size 
from   1.5um  x   1.5um  up  to   4um   x   16um.     Several   of   the 
structures  were multiple  emitter   structures  which  have  been 
previously discussed.     Exact  geometric  measurements   taken  of 
the   transistors  are  presented   in  Table   I.     The   twelve  wafers 
were  divided   into   three groups  of   four   wafers   per  group. 
They  were  exposured   as   follows: 
Exposure   145       Wafers   |1,   2,   3,   4 
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Exposure 115  Wafers |8, 9, 10, 12 
Exposure  85   Wafers 116, 17, 21, 22 
B.  Measurements 
Differences in the measured emitter size from wafer to 
wafer were slight for the same exposure.  Data for three 
randomly picked wafers, one from each exposure was plotted 
with A„ wafer versus A„ mask and is shown in Figure 22.  Ap 
is the measured emitter area.  As is obvious, the A„ wafer 
increases with increasing exposure.  These data are be 
useful to designers in specifying the desired exposure to 
create a desired emitter size.  These data should be 
relevant for any level in which the same photolithographic 
process is used (see Page 8). 
The measurements of the dimensions of the emitters were 
taken using an ITP Model 158 Electronic Measuring System. 
It is a semi-automatic, micro measurement system which 
employs television type circuitry to convert an optical 
image from the microscope into electronic form.  The optical 
image is magnified by the microscope and projected onto the 
target of a special semiconductor target vidicon.  An 
electron beam sweeps across the edge of the image and an 
electronic representation of the part is produced.  The 
accuracy of this microscope is to within O.lum.  The mask 
measurements were also made on this machine. 
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C.  Interpretation of the Results 
In viewing the emitters, they appeared somewhat rounded 
at the edges.  A square feature on the mask printed as in 
Figure 23. 
/ N 
Figure 23 
A feature which appeared rectangular printed as in 
Figure 24 
Figure 24 
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Both features had rounded edges.  From this observation it 
is obvious that four square emitters would not be equivalent 
in area to one that was four times as long as the individual 
squares, as is shown in Figure 25. 
V     V     V 
A     A     A. 
Figure 25 
In summary, several things were learned about optical 
projection lithography and the accompanying processing 
sequence.  Devices with features as small as 1.5um x 1.5um 
can be processed with the current industry technology. 
Smaller geometries will have to be produced by some other 
printing method.  But problems with resolution and alignment 
result in trying to print optically geometries that small, 
lowering yield.  With more automation some of these problems 
can be solved but a new method of printing will have to be 
utilized to make the processing of small devices practical 
in a manufacturing type environment. 
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V.      Down   Device 
All   transistors  characterized   were  down   npn 
transistors.     The   OXIL  technology has  available  both   up and 
down  mode  devices.     The  down  devices  are   the   more 
conventional   high   frequency device  with   the  buried   layer   as 
the   collector.     The   up devices   uses   the  buried   layer   as   the 
2 
emitter   and   performs   high density   I   L   functions.     The  down 
transistor   has an   ion-implanted   base   and   emitter.     The  base 
depth   is  approximately   l.Oum  and   is   formed   by a   double 
implant of  boron.     The   emitter   is diffused   using   arsenic   to 
a  depth  of   0.7um.     The   shallow emitter   and   double   implanted 
base   yield   an   f     of   2 GHz making   this   transistor   excellent 
for   high   speed   switching   applications.     The   transistor   is 
isolated   with oxide  which gives   low parasitic  capacitance. 
Since   non-reoxidized   emitters  are   used,   there   is  a   low 
emitter-base   capacitance. 
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VI.  Measurements 
All  measurements  of   the   transistors  were done  at   25  C. 
The   measurements  were  made  with  a   Z-80   microprocessor   which 
serves as a  controller  and  which  stores  programs  and  data  on 
dual   drive   floppy discs.     The   I-V  plots  are  displayed   on  a 
Hewlett-Packard   9872   x-y   plotter.     The   system  has   four   Lomac 
power   supplies  which   range   from  a  minimum  of   1.25mV or   25 
picoamps   to   a  maximum  of   100V at   200mA.     Currents  are 
» 
measured with a dual channel Keithley 619 
electrometer/multimeter and voltages are measured with a 
Fluke 8502A multimeter.. 
Measurements were taken on all sixteen transistors from 
four different wafers.  Plots were made of the Log I_ versus 
VBE' ^^ *B versus VBE, Log IT versus V „, and Gain versus 
Log I .  These were plotted for VQC « -1.25V.  Tabular data 
was also included for VQC, VQE, I_, I_, I_, (substrate 
current), I_, and Gain.  From all of the data the saturation 
current for each transistor was determined using the 
following known equation: 
Ic = Is e
q
 
BE/KT
 (5.1) 
Transforming this equation results in the following: 
In IC1 =• In Is + qVQE1/KT (5.2) 
In IC2 = in Is +■ qVBE2/KT 
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ln
 
rci - ln rc2    _a 
(VBE1   "   VBE2>      =   KT 
(5.3) 
1        K   fln   TC1   -   ln   IC21 or   — »  — ————^———^——^— T        q (VP„.    -   Vr (5.4) 
'BE1 BE2) 
where   K=Boltzmann•s  constant 1.38x10 23 J° K 1 
q=Electronic charge » 1.602x10 -19, 
Values   for   I„  at   VQE1 0.7V and  V„E2   =  0.5V were   inserted 
into   the   equation  and   the   temperature  was   found   to  vary   from 
27.12°C   -   31.37°C. 
After the temperature was computed for each transistor, 
it was inserted back into equation 5.1 along with I„ and 
V„E, and Ig was computed.  For this procedure the values of 
I_ and Vn„ used were taken from the linear portion of the I_ 
versus VBE curves.  Included for each transistor measured is 
a chart of its corresponding values of p max (maximum D.C. 
gain), I max (the current where p is maximum), I 1/2 (the 
current at which B falls to 1/2 of its maximum value), A 
(area of the emitter), Ig (saturation current), B (0.2ma) 
(the gain at Ic=200uA), Per. (the perimeter of the emitter), 
and the VQE at I =0.01mA, 0.1mA, and 1mA.  These data are 
found in Table II. 
Comparisons of the values from transistor to transistor 
are shown on various plots, and are described as follows: 
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Figures   26-33 give   the   relationship between   the  emitter 
area  and   its base-emitter  voltage.     Specifically,   Figures 
26-29  show  V       plotted   agains  A„.      This   is  a   logarithmic 
relationship as  expected   from 
A  n2D 
Ic   -   Ise^VBE/KT  with   Ig   =   ^J^j^ <5-5> 
with  all   variables  except   VQE  and   Ap  constant.     This 
relationship  is   further   exemplified   in   Figures   30-33,   where 
In   1/AE   is   plotted   against  VB£.      Here   the   linear 
relationship can  be  seen.     On   all   graphs,   two   points   fall 
consistently on  either  side  of   the  curve.     These   points 
represent   transistors   10  and   11.     As   has  been  explained 
previously  these   transistors  are  constructed   slightly 
differently with  a   smaller   buried   layer   and   a   larger 
collector -contact.     This  effects   their  doping   profile 
causing   them   to   fall   slightly off   the  curve.     A  better   feel 
for   how processing   or   slight design  variations can  cause 
different  characteristics  can be   seen  by  superposing   the 
plots of  each  wafer.     When   this   is done,   a   slight  shift  can 
be  seen.     In order   to  minimize   this  shift,   the 
reproducibility of  each  process   step must  be  high. 
Figures   34-37  compare   the  computed   saturation  currents 
to   the   emitter   area.     As   has  already been  shown,   for 
transistors  with   the   same doping   profile,   the   saturation 
current   is   linearly dependent  on   the  emitter   area.     This 
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holds   true   here  except   for   transistors   10   and   11. 
Figures   38-45  were   included,   mostly   for   interest,   and 
VE 
varies  greatly   with   small   perimeters   but   levels  off   with 
contain   plots   such   as   V   „   versus  emitter   perimeter.      »„„ 
larger   perimeters.      This   would   be   expected   from   VRF's 
exponential   dependence   on   emitter   area,   since   area   varies 
directly  with   perimeter. 
Also   plotted   in   Figures   42-45  were   the   current    it 
pmax/2   versus   A„  when   the   transistor   was   in   a   high-l'jvel 
injection   region.      The   graph   appears   fairly   linear   showing 
that   the   current  density   is  about   the   same   for   all 
transistors.      From   the  data   that   were  gathered   on   each 
transistor,   it   was   noted   that   as   the   transistor   began   to 
move   into   a   high   level    injection   region   it   also   began   to 
exhibit   behavior   as   follows: 
qV 
I„ e 
BE 
S   5KT (5.6) 
qV BE The e Cl/„,  dependence is noteworthy since normally under 
qVBE high level injection one would expect an e ?KT  dependence 
as predicted by theory.  This anomoly is attributed to an 
excess metal on the test pattern with which the device was 
tested.  As the current increases, the drop across the metal 
becomes significant; thereby causing the modified 
performance.  When the currents are smaller the drop is less 
and not noticeable. 
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pmax   was   also   compared   between   the  different 
transistors.     As   the   size   of   the   emitter  decreased   so  did 
pmax.     But   because  pf   (the   transistor  gain   in   the   forward 
mode)    is   not  a   precisely  controlled   transistor   parameter 
(meaning   that  small   changes   in   processing   parameters  can 
cause   large   changes   in  pf),   it   is  difficult   to   arrive   at   an 
exact   relationship between  emitter   area   and   pf.     The  prnax's 
for   all   transistors  are given   in   Table   II. 
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VII.  Conclusion 
Reproducibility is definitely a key consideration in 
the processing of integrated circuits.  Too often a designer 
considers what can be accomplished theoretically and not 
what can be practically produced.  Today's standard for 
photolithography, the optical projection printer, is rapidly 
reaching its limits as device sizes approach lum..  Other 
methods of photolithography are being developed, but 
currently none has reached a point which would call for its 
implementation on a large scale in a manufacturing 
env ironment. 
Over the next few years an economical way must be found 
to process increasingly smaller features without investing 
in new lithographic equipment.  Hopefully, in that period, 
the new lithographic printers now under development will 
become economically feasible.  More automation, new resists, 
a new generation of mask aligners and utilization of far 
ultra-violet exposure show promise in extending the limits 
of optical projection lithography. 
Data was presented in this paper detailing the results 
of shrinking geometries.  The behavior of the resulting 
devices was shown, and limitations in devices sizes due to 
current industry equipment and procedures were outlined. 
For more complete results, additional data would need to be 
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taken concerning A.C. performance.  It would also be 
interesting to study the exact surface geometry of the 
emitters.  The test patterns could be better designed with 
less metallization to reduce the IR drop at high current 
levels.  However even without these changes, the information 
available will be of use to design engineers. 
The most useful aspect of this thesis is definitely the 
photolithographic information obtained.  It shows that with 
improvements in the supporting technology, optical 
lithography can bridge the gap between today and the future. 
Hopefully techniques such as x-ray lithography or electron 
beam lithography will soon become feasible in terms of 
performance, turnaround time and cost in the manufacturing 
env i ronment. 
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TABLE   I 
Site #1 - 
Transistor •   9 
Wafer  t              1 2                     3 4 5 9 
1 2.5x14.2 2.5x9.1 3.1x14.6 2.4x4.1 3.1711.6 3.2x14.8 
2 2.7x14.5 2.8x9.4 3.3x14.8 2.6x4.; 3.2x11.7 3.4x15.0 
3 2.7x14.6 2.7x9.4 3.3x14.8 2.6x4.1 \ 3.2x11.8 3.3x15.0 
4 2.8x14.4 2.8x9.4 3.4x14.8 2.6x4.2 > 3.4x11.7 3.5x14.9 
8 3.1x14.8 3.1x9.7 3.7x15.1 3.0x4.6 3.8x12.1 3.8x15.2 
10 3.0x14.7 3.0x9.6 3.6x15.0 2.8x4.; 3.5x11.9 3.6x15.2 
11 2.9x14.5 2.8x9.4 3.4x14.8 2.7x4.5 3.3x11.8 3.4x15.0 
12 2.9x14.7 2.9x9.6 3.4x15.0 2.8x4.; 3.4x12.0 3.5x15.0 
16 3.2x15.0 3.2x10.0 3.7x15.3 3.1x4.c ) 3.7x15.3 3.8x15.2 
17 3.3x15.1 3.2x10.0 3.8x15.4 3.2x4.c ) 3.8x12.3 3.9x15.4 
21 3.1x15.0 3.2x10.0 3.7x15.3 3.0x4.£ I 3.7x12.3 3.8x15.4 
22 3.3x15.2 3.3x10.0 3.9x15.4 3.1x4.c ) 3.8x12.3 3.9x15.6 
design values 
2.5x15.0 2.5x10.0           4x16 2.5x5.0       3.0x12.0 4.0x16.0 
mask  size 
1.6x14.1 1.6x9.0         2.1x4.1 1.6x4.0       2.1x11.1 2.1x14.1 
Transistor* 
Wafer!            10 11                  12 21 
.5x1.6 
14 
1 4.0x4.0 3.1x6.7 3.2x5.7 2/Z72.6 
2 4.1x4.2 3.3x6.8 3.3x5.9 .8x1.7 2.8x2.8 
3 4.1x4.1 3.3x6.9 3.3x5.8 .9x1.8 2.7x2.8 
1 4.2x4.1 3.5x6.8 3.5x5.9 1 .6x1.6 2.7x2.7 
8 4.4x4.4 3.6x7.1 3.6x6.1 .9x1.9 2.9x3.0 
10 1.3x4.3 3.6x7.1 3.6x6.0 .2.1x2.1 3.0x3.1 
11 4.2x4.2 3.3x6.9 3.4x5.9 1 .8x1.8 2.8x2.8 
12 4.3x4.3 3.4x7.0 3.5x6.0 2.1x2.2 3.0x3.1 
16 4.6x4.6 3.7x7.2 3.8x6.2 2.5x2.4 3.2x3.2 
17 4.7x4.7 3.9x7.4 3.8x6.4 2.5x2.5 3.3x3.4 
21 4.6x4.5 3.7x7.3 3.8x6.3 2.4x2.5 3.3x3.3 
22 4.7x4.7 3.9x7.4 3.8x6.5 2.4x2.6 3.3x3.4 
design values 
4.0x4.0 4.0x8.0       3.0x6.0       2.5x2.5 3.0x3.0 
mask size 
3.1x3.1 2.1 x6.1 2.1x5.1 .6x1.5 2 .0x2.1 
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TABLE   I 
Site  *3 
Translator* 
Wafer! 
1 
1 
2.7x14.3 
2 
2.6x9.4 
3 
3.2x14.7 
u 
2.5x4.2 
5 
3. 1x11.7 
9 
3.2x14.6 
2 2.7x14.4 2.6x9.4 3.2x14.7 2.5x4.2 3.1x11.6 3.2x14.8 
3 2.7x14.5 2.8x9.5 3.3x14.9 2.6x4.3 3.2x11.7 3.3x14.9 
4 2.7x14.4 2.7x9.3 3.3x14.8 .2.6x4.2 3.4x11.7 3.3x14.8 
8 2.8x14.6 2.8x9.6 3.5x14.9 *2.8x«..5 3.4x11.9 3.4x14.9 
10 2.9x14.5 2.9x9.5 3.5x14.9 2.7x4.4 3.5x11.9 3.5x15.0 
11 2.8x14.6 2.8x9.6 3.5x14.9 2.6x4.3 3.2x11.8 3.3x15.0 
12 2.9x14.6 2.9x9.6 3.5x14.9 2.8x4.5 3.5x11.9 3.5x15.1 
16 3.2x15.1 3.2x10.1 3.8x15.3 3.1x4.9 3.7x12.2 3.7x15.4 
17 3.2x15.0 3.2x10.1 3.8x15.3 3.1x4.8 3.7x12.1 3.7x15.3 
21 3.2x14.9 3.2x9.9 3.7x15.3 3.1x4.8 3.8x12.2 3.7x15.3 
22 3.3x15.1 3.3x10.1 3.9x15.4 3.2x4.9 3.8x12.2 3.9x15.4 
design values 
2.5x15.0  2.5x10.0 4x16    2.5x5.0  3.0x12.0 4.0x16.0 
mask size 
1.7x14.2   1.7x9.1 2.2x14.2   1.7x4.1  2.1x11.1 2.1x14.1 
Transistor* 
Wafer* 
1 
10 
4.2x4.0 
11 
3.3x6.6 
12 
3.2x5.7 
11 
1.7x1.6 
14 
2.7x2.7 
2 4.2x4.0 3.3x6.7 3.3x5.8 1.8x1.8 2.8x2.7 
3 4.2x4.0 3.2x6.7 3.4x5.8 1.9x1.9 2.8x2.8 
u 4.2x4.0 3.3x6.7 3.3x5.8 1.8x1.8 2.8x2.7 
8 4.3x4.1 3.4x6.9 3.3x5.9 1.9x2.0 3.0x2.8 
10 4.4x4.2 3.6x6.8 3.6x6.0 2.1x2.0 3.1x3.0 
11 4.4x4.1 3.5x6.8 3.4x6.0 2.0x2.0 3.1x2.9 
12 4.4x4.2 3.5x6.9 3.5x6.0 2.2x2.2 3.2x3.0 
16 4.7x4.5 3.8x7.3 3.8x6.4 2.5x2.6 3.4x3.3 
17 4.7x4.5 3.7x7.3 3.8x6.3 2.6x2.5 3.4x3.3 
21 4.7x4.5 3.7x7.2 3.8x6.2 2.5x2.4 3.4x3.3 
22 4.8x4.7 3.9x7.3 4.0x6.4 2.7x2.6 3.5x3.4 
design values 
4.0x4.0  4.0x8.0 3.0x6.0  2.5x2.5   3.0x3.0 
mask size 
3.1x3.1 2.2x6.1 2.2x5.2 1.6x1.5 2.2x2.2 
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TABLE I 
Site 95 
Transistor 9 
Wafer 9 
1 
1 
2.5x11.3 
2 
2.5x9.1 
3 
3.'x11.7 f 
1 
2.1x1.3 
5 
3.1x11.8 
9 
3.1x11.7 
2 2.5x1«.2 2.5x9.3 3.1x11.6 2.5x1.2 3.1x11.7 3.1x11.7 
3 2.7x1^.5 2.7x9.5 3.2x11.£ 2.6x1.1 3.3x11.8 3.3x11.9 
i 2.5x11.1 2.6x9.1 3.1x11.6 2.5x1.3 3.1x11.7 3.1x11.8 
8 2.8x11.5 2.8x9.5 3.3x11.? 2.7x1.5 3.3x11.8 3.1x11.9 
10 2.8x11.6 2.9x9.6 3.1x15.C 2.7x1.6 3.1x12.0 3.1x15.0 
11 2.7x1U.6 2.7x9.5 3.3x11. c 1 2.6x1.5 3.3x11.9 3.3x15.0 
12 2.7x11.7 2.8x9.6 3.1x15.0 2.7x1.6 3.1x11.9 3.1x15.0 
16 3.1x11.9 3.1x9.9 3.7x15.: 1 3.0x1.9 3.7x12.2 3.7x15.2 
17 3.1x11.9 3.1x10.0 3.7x15.2 > 3.1x5.0 3.8x12.3 3.8x15.3 
21 3.2x15.0 3.1x10.0 3.7x15.: 3.0x1.9 3.7x12.1 3.8x15.3 
22 3.3x15.2 3-3x10.3 3.8x15.5 3.1x5.1 3.8x12.1 3.8x15.5 
design va lues 
2.5x15.0 2.5x10.0    1x16 2.5x5.0 3.0x12.0 1.0x16.0 
mask size 
1.6x11.1 1.7x9.1   2.1x11.1 1.7x1.1 2.1x11.2 2.1x11.2 
Transis tor 9 
Wafer 9 
1 
10 
1.0x1.0 
11 
3.1x6.7 
12 
3.1x5.6 
13 
1.5x1.7 2 
11 
.7x2.7 
2 1.0x1.0 ■ 3.1x6.7 3.1x5.6 1.6x1.6 2 .6x2.7 
3 1.3x1.2 3.3x6.9 3.3x5.7 1.9x2.0 2 .9x2.9 
i 1.0x1.0 3.2x6.8 3.0x5.7 .7x1.7 2 .7x2.7 
8 1.2x1.2 3.3x6.8 3.3x5.9 .9x1.9 2 .9x2.8 
10 1.2x1.3 3.1x6.9 3-3x5.9 1.9x2.0 2 .9x3.0 
11 1.0x1.2 3.2x6.8 3.2x5.8 1.9x1.9 2 .8x2.8 
12 1.3x1.3 3.1x7.0 3.3x5.9 2.0x2.0 2 .9x3.0 
16 1.6x1.5 3.6x7.2 3.6x6.3 2.3x2.1 3 .2x3.2 
17 1.6x1.5 3.7x7.3 3.7x6.2 2.1x2.1 3 .2x3.2 
21 1.6x1.7 3.7x7.3 3.7x6.3 2.3x2.3 3 .2x3.3 
22 1.7x1.7 3.8x7.5 3.8x6.1 2.6x2.6 3 .1x3.5 
design v alues 
1.0x1.0 1.0x8.0  3.0x6.0 2.5x2.5  3 .0x3.0 
mask siz e 
3.1x3.1 2.1x6.1 2.1x5. 1 1.6x1.5 2 .1x2. 1 
-37- 
Transistor* 
Wafer* 
1 4.0x4.0 
2 4.1x4. 1 
3 4.2x4.1 
4 4.3x4.1 
8 4.6x4.U 
10 4.3x4.2 
11 4.2x4.2 
12 4.3x4.4 
16 4.6x4.5 
17 4.7x4.6 
21 4.6x4.5 
22 4.6x4.6 
design values 
4x4 
mask size 
3.0x3.1 
3.9x3.8 3.9x3.9 
4.1x4.0 4.1x4.0 
4.1x4.0 4.1x4.1 
4.2x4.1 4.3x4.2 
4.5x4.3 4.5x4.4 
4.2x4.2 4.3x4.3 
4.1x4.1 4.2x4.1 
4.2x4.2 4.2x4.2 
4.6x4.5 4.5x4.5 
4.7x4.5 4.6x4.6 
4.5x4.4 4.5x4.5 
4.5x4.5 4.5x4.6 
TABLE I 
Site#1 
3.9x3.9 2.6x2.5 2.5x2 
4.1x4.1 2.7x2.8 2.7x2 
4.1x4.1 2.9x2.8 2.8x2 
4.3x4.1 2.8x2.8 2.7x2 
4.5x4.i» 3.1x3.0 3.0x2 
4.3x4.3 3.0x2.9 2.9x2 
4.1x4.1 2.9x2.9 2.8x2 
4.3x4.3 3.0x3.0 2.9x2 
4.5x4.6 3.3x3.4 3.3x3 
4.6x4.7 3.4x3.3 3.3x3 
4.5x4.5 3.3x3.2 3.2x3 
4.5x4.6 3.3x3.4 3.2x3 
4x4 
3.1x3.1 
4x4 4x4 
3.1x3.1 3.1x3.1 
Transistor! 
Wafer* 
1 
2 
3 
4 
8 
10 
11 
12 
16 
17 
21 
22 
design values 
3x3 
mask size 
2.0x2.1 
2.5x2.6 
2.8x2.8 
2.9x2.8 
2.9x2.8 
3.1x3.0 
3.0x2.9 
2.9x2.9 
3.0x3.0 
3.4x3.3 
3.4x3.4 
3.3x3.3 
3.2x3.3 
2.5x2.5 2.5x2.5 
2.7x2.7 2.7x2.7 
2.8x2.8 2.8x2.7 
2.8x2.7 2.8x2.7 
3.0x3.0 3.0x2.9 
2.9x2.8 2.9x2.8 
2.9x2.9 2.9x2.8 
3.0x3.0 3.0x2.9 
3.3x3.3 3.3x3.3 
3.3x3.3 3.3x3.3 
3.2x3.2 3.2x3.1 
3.3x3.2 3.2x3.2 
3x3 3x3 3x3 
2 5x2 5 
2. 7x2 6 
2. 8x2 8 
2 7x2 7 
3 0x3 0 
2 9x2 8 
2 7x2 8 
2 9x2 9 
3 3x3 2 
3 3x3 .3 
3 2x3 2 
3 .2x3 .2 
2.5x2.5 
2.7x2.7 
2.8x2.8 
2.8x2.7 
3.0x3.0 
2.9x2.9 
2.8x2.8 
3.0x3.0 
3.3x3.3 
3.3x3.3 
3.2x3.2 
3.2x3.3 
2.5x2.6 1.3x1.3 
2.7x2.8 1.7x1.7 
2.8x2.9 1.9x1.9 
2.8x2.7 1.6x1.6 
3.0x3.0 1.9x1.9 
2.9x2.9 2.0x1.9 
2.8x2.8 1.9x1.9 
3.0x3.0 2.1x2.0 
3.3x3.3 2.5x2.4 
3.4x3.4 2.5x2.5 
3.2x3.2 2.3x2.3 
3.2x3.3 2.3x2.3 
3x3    3x3    3x3    3x3 
2.0x2.1 2.1x2.1 2.1x2.1 2.0x2.1 
15 
1.4x1.5 
1.7x1.7 
1.9x1.9 
1.6x1.6 
2.0x2.0 
1.9x1.9 
1.9x1.9 
2.0x2.0 
2.5x2.4 
2.5x2.5 
2.3x2.3 
2.4x2.3 
2.5x2.5 2.5x2.5 2.5x2.5 2.5x2.5 
1.3x1.3 1.3x1.3 
1.6x1.7 1.6x1.6 
1.9x1.9 1.8x1.8 
1.5x1.5 1.5x1.4 
1.9x1.9 1.9x1.9 
1.9x1.9 1.8x1.8 
1.9x1.9 1.8x1.8 
2.0x2.0 2.0x2.0 
2.5x2.4 2.4x2.4 
2.4x2.4 2.4x2.4 
2.3x2.3 2.3x2.3 
2.3x2.3 2.3x2.3 
2.1x2.1 2.0x2.1 2.0x2.1   1.5x1.5 1.4x1.5 1.5x1.5 1.5x1.5 
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TABLE I 
Site 93 
Transistor 9 
Wafer 9 6 7 
1 4.1x4.0 4.0x3.9 4.1x4.0 4.2x3.9 2.6x2.6 2.6x2.5 2.6x2.6 2.7x2.6 
2 4.2x4.0 4.1x3.9 4.1x3-9 4.2x3.9 2.6x2.8 2.5x2.6 2.6x2.7 2.6x2.7 
3 4.2x1.1 4.1x4.0 4.2x4.1 4.2x4.0 2.8x2.7 2.7x2.7 2.8x2.8 2.8x2.8 
4 4.2x4.0 4.1x3.9 4.1x4.0 4.2x4.0 2.7x2.6 2.7x2.6 2.7x2.6 2.8x2.6 
8 4.3x4.2 4.3x4.2 4.3x4.2 4.4x4.1 2.9x2.8 2.8x2.8 2.9x2.9 2.9x2.8 
10 4.4x4.2 4.4x4.1 4.4x4.1 4.4x4.1 2.9x2.8 2.8x2.8 2.9x2.8 3.0x2.9 
1 1 4.2x4.1 4.2x4.0 4.2x4.2 4.3x4.0 2.8x2.7 2.7x2.7 2.8x2.7 2.9x2.8 
12 4.4x4.3 4.4x4.2 4.4x4.2 4.4x4.2 3.0x2.9 2.9x2.8 2.9x2.8 3.0x2.9 
16 4.7x4.5 4.6x4.5 4.6x4.5 4.7x4.5 3.3x3.2 3.2x3.2 3.3x3.2 3.3x3.3 
17 4.7x4.5 4.7x4.4 4.6x4.4 4.7x4.4 3.3x3.1 3.2x3.1 3.2x3.1 3.2x3.1 
21 4.8x4.4 4.7x4.4 4.7x4.4 4.7x4.4 3.2x3.0 3.2x3.0 3.2x3.1 3.2x3.1 
22 4.8x4.6 4.7x4.5 4.7x4.5 4.7x4.5 3.3x3.2 3.3x3.2 3.3x3.2 3.4x3.2 
design values 
4x4    4x4    4x4    4x4 3x3    3x3    3x3    3x3 
mask si ze 
3.2x3.1 3.1x3.2 3.1x3.1 3.1x3.1 2.1x2.2 2.1x2.2 2.1x2.2 2.1x2.1 
Transistor 9 
Wafer t 8 15 
1 2.7x2.6 2.6x2.6 2.6x2.6 2.7x2.6 1.5x1.5 1.4x1.4 1.4x1.4 1.7x1.6 
2 2.7x2.6 2.6x2.6 2.7x2.6 2.7x2.5 1.6x1.6 1.5x1.5 1.5x1.5 1.6x1.6 
3 2.9x2.8 2.7x2.7 2.8x2.7 2.8x2.8 1.8x1.8 1.7x1.7 1.7x1.8 1.9x1.8 
4 3.0x2.9 2.7x2.6 2.7x2.6 2.7x2.6 1.6x1.6 1.6x1.6 1.5x1.5 1.7x1.8 
8 3.0x2.9 2.9x2.8 2.9x2.8 2.9x2.9 1.9x1.9 1.8x1.9 1.9x1.8 2.0x2.0 
10 3.0x2.8 2.9x2.8 2.9x2.8 2.9x2.9 1.9x1.8 1.8x1.7 1.7x1.7 1.9x1.9 
1 1 2.8x2.8 2.8x2.7 2.8x2.7 2.7x2.7 1.8x1.8 1.7x1.7 1.7x1.6 1.8x1.9 
12 3.0x2.9 2.9x2.8 3.0x2.9 3.0x2.9 1.9x1.9 1.8x1.8 1.8x1.8 2.0x2.0 
16 3.3x3.3 3.2x3.3 3.3x3.2 3.3x3.3 2.4x2.4 2.4x2.4 2.3x2.4 2.5x2.5 
17 3.4x3.1 3.2x3.1 3.3x3.1 3.3x3.2 2.4x2.3 2.3x2.3 2.3x2.2 2.4x2.3 
21 3.2x3.1 3.1x3.0 3.3x3.1 3.2x3.1 2.2x2.1 2.1x2.0 2.1x2.1 2.2x2.2 
22 3.4x3.2 3.3x3.2 3.3x3.2 3.4x3.2 2.4x2.4 2.3x2.3 2.3x2.3 2.4x2.4 
design values 
3x3    3x3    3x3    3x3 2.5x2.5 2.5x2.5 2.5x2.5 2.5x2.5 
mask si ze 
2.0x2.1 2.1x2.1 2.1x2.1 2.2x2.1 1.6x1.6 1.5x1.6 1.5x1.6 1.6x1.6 
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TABLE I 
Transistor i 
4.0x4. 
3.9x4. 
4.2x4. 
4.0x4. 
4.2x4. 
4.3x4. 
4.1x4. 
4.2x4. 
4.6x4. 
4.6x4. 
4.6x4. 
U.6x«. 
design values 
4x4 
mask size 
•■3.1x3. 
4.0x4. 
4.0x3. 
4.1x4. 
4.0x4, 
4.2x4, 
1.2x4. 
1x4. 
2x4, 
5x4, 
5x4. 
5x4, 
4.6x4 
4x4 
1 3.1x3. 
Transistor t 
Wafer I 
1 
2 
3 
4 
8 
10 
11 
12 
16 
17 
21 
22 
2.6x2. 
2.6x2. 
2.8x2. 
2.6x2. 
2.9x2. 
2.8x2. 
2.8x2. 
2.8x2. 
3.2x3. 
3.3x3. 
3.2x3. 
3.3x3. 
design Values 
3x3 
mask size 
2.1x2. 
2.6x2. 
2.5x2. 
2.8x2. 
2.6x2. 
8x2. 
8x2. 
8x2. 
8x2. 
2x3. 
3.2x3. 
3.2x3. 
3.4x3. 
3x3 
1 2.1x2. 
6 
3.9x4. 
3.9x4. 
4.1x4. 
3.9x3. 
4.1x4. 
4.2x4. 
4.0x4. 
4.2x4. 
4.5x4. 
4.6x4. 
4.5x4. 
4.6x4. 
4x4 
Site #5 
4.0x3.9 
4.0x4.0 
4.2x4.1 
4.0x4.0 
4.2x4.0 
4.2x4.3 
4.1x4.1 
4.2x4.2 
4.6x4.5 
4.6x4.5 
4.5x4.6 
4.6x4.6 
4x4 
1 3.1x3.2 3.1x3-1 
8 
2.6x2. 
2.6x2. 
2.8x2. 
2.6x2. 
2.8x2. 
2.8x2. 
2.7x2, 
2.8x2. 
3.2x3. 
3.2x3. 
3.2x3. 
3.4x3. 
6x2.6 
6x2.7 
8x2.8 
7x2.6 
9x2.8 
9x2.9 
2.8x2.8 
2.9x2.8 
3.2x3.2 
3.3x3.1 
3.2x3.2 
3.3x3.3 
3x3    3x3 
1 2.1x2.1 2.0x2.1 
2.7x2. 
2.6x2. 
2.8x2. 
7x2. 
8x2. 
8x2. 
8x2. 
2.9x2. 
3.2x3. 
3.3x3. 
3.2x3. 
3.4x3. 
2.5x2.6 2.6x2.6' 
2.6x2.6 2.5x2.6 
2.7x2.8 2.7x2.8 
2.6x2.6 2.6x2.6 
2.8x2.8 2.8x2.8 
2.8x2.9 2.8x2.8 
2.7x2.7 2.8x2.7 
2.7x2.9 2.8x2.8 
3.2x3.2 3.2x3.2 
3.2x3.2 3.3x3.2 
3.2x3.2 3.2x3.2 
3.3x3.3 3.3x3.3 
2.6x2.7 
2.6x2.6 
2.9x2.8 
2.7x2.7 
2.8x2.8 
2.9x2.9 
2.8x2.7 
2.8x2.9 
3.2x3.2 
3.3x3.2 
3.2x3.2 
3.3x3.4 
3x3    3x3    3x3    3x3 
2.1x2.2 2.1x2.1 2.0x2.2 2.1x2.2 
15 
5x1.6 
5x1.6 
9x1.9 
6x1.7 
9x1.9 
1.9x1.9 
1.8x1.9 
9x1.9 
3x2.3 
3x2.3 
2x2.3 
5x2.5 
1.6x1.6 1.5x1.5 
1.4x1.5 1.5x1.5 
1.8x1.9 1.8x1.8 
1.6x1.6 1.6x1.6 
1.9x1.8 1.8x1.8 
2.0x1.9 1.9x1.9 
1.9x1.8 1.8x1.8 
1.8x1.9 1.8x1.8 
2.3x2.3 2.3x2.2 
2.4x2.3 2.4x2.3 
2.3x2.2 2.3x2.3 
2.5x2.5 2.5x2.5 
1.5x1.6 
1.4x1.5 
1.8x1.9 
1.6x1.6 
1.8x1.8 
1.9x1.9 
1.7x1.7 
1.8x1.8 
2.3x2.3 
2.4x2.3 
2.2x2.2 
2.4x2.5 
2.5x2.5  2.5x2.5  2.5x2.5  2.5x2.5 
1.5x1.6   1.5x1.6   1.6x1.6   1.5x1.6 
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TABLE I 
Site #5 
Transistor # 
Wafer * 
1 4.0x4. 
2 3.9x1. 
3 4.2x4. 
4 4.0x4. 
8    4.2x4. 
10 4.3x4. 
11 4.1x4. 
12 4.2x4. 
16 4.6x4. 
17 4.6x4. 
21 4.6x4. 
22 4.6x4. 
design values 
4x4 
mask size 
3.1x3. 
0 4.0x4.0 
0 4.0x3.9 
1 4.1x4.1 
0 4.0x4,0 
1 4.2x4.1 
3 4.2x4.2 
1 4.1x4.1 
3 4.2x4.3 
4 4.5x4.5 
5 4.5x4.5 
7 4.5x4.6 
6 4.6x4.7 
4x4 
1 3.1x3. 
Transistor # 
Wafer # 
1 2.6x2.7 
2 2.6x2.6 
3 2.8x2.8 
4 2.6x2.6 
8   2.9x2.8 
10 2.8x2.8 
11 2.8x2.8 
12 2.8x2.9 
16 3.2x3.1 
17 3.3x3.1 
21 3.2x3.2 
22 3.3x3.3 
design values 
3x3    3x3 
mask size 
2.1x2.1 2.1x2. 
6 
3.9x4.0 
3.9x4.0 
4.1x4.1 
3.9x3.9 
4.1x4.1 
4.2x4.2 
4.0x4.1 
4.2x4.2 
4.5x4.5 
4.6x4.5 
4.5x4.6 
4.6x4.6 
4x4 
4.0x3.9 
4.0x4.0 
2x4.1 
0x4.0 
2x4.0 
2x4.3 
1x4.1 
4.2x4.2 
4.6x4.5 
4.6x4.5 
4.5x4.6 
4.6x4.6 
4x4 
1 3.1x3.2 3.1x3.1 
2 6x2 6 
2 5x2 6 
2 8x2 8 
2 6x2 6 
2 8x2 8 
2 8x2 9 
2 8x2 7 
2 8x2 9 
3 2x3 1 
3 .2x3 2 
3 2x3 2 
3 4x3 3 
8 
2.6x2. 
2.6x2. 
2.8x2. 
2.6x2. 
2.8x2. 
2.8x2. 
2.7x2. 
2.8x2. 
3.2x3. 
3.2x3. 
3.2x3. 
3.4x3. 
2.6x2.6 
2.6x2.7 
2.8x2.8 
2.7x2.6 
2.9x2.8 
2.9x2.9 
2.8x2.8 
2.9x2.8 
3.2x3.2 
3.3x3.1 
3.2x3.2 
3.3x3.3 
2.7x2. 
2.6x2. 
2.8x2. 
2.7x2. 
2.8x2. 
2.8x2. 
2.8x2. 
2.9x2. 
3.2x3. 
3.3x3. 
3.2x3. 
3.4x3. 
2.5x2.6 2.6x2.6' 
2.6x2.6 2.5x2.6 
2.7x2.8 2.7x2.8 
2.6x2.6 2.6x2.6 
2.8x2.8 2.8x2.8 
2.8x2.9 2.8x2.8 
2.7x2.7 2.8x2.7 
2.7x2.9 2.8x2.8 
3.2x3.2 3.2x3.2 
3.2x3.2 3.3x3.2 
3.2x3.2 3.2x3.2 
3.3x3.3 3.3x3.3 
2.6x2.7 
2.6x2.6 
2.9x2.8 
2.7x2.7 
2.8x2.8 
2.9x2.9 
2.8x2.7 
2.8x2.9 
3.2x3.2 
3.3x3.2 
3.2x3.2 
3.3x3.4 
3x3    3x3    3x3    3x3 
2.1x2.2 2.1x2.1 2.0x2.2 2.1x2.2 
15 
3x3    3x3 
1 2.1x2.1 2.0x2.1 
1.5x1.6 
1.4x1.5 
1.8x1.9 
1.6x1.6 
1.8x1.8 
1.9x1.9 
1.7x1.7 
1.8x1.8 
2.3x2.3 
2.4x2.3 
2.2x2.2 
2.4x2.5 
2.5x2.5 2.5x2.5 2.5x2.5 2.5x2.5 
1.5x1.6 1.5x1.6 1.6x1.6 1.5x1.6 
1.5x1.6 1.6x1.6 1.5x1.5 
1.5x1.6 1.4x1.5 1.5x1.5 
1.9x1.9 1.8x1.9 1.8x1.8 
1.6x1.7 1.6x1.6 1.6x1.6 
1.9x1.9 1.9x1.8 1.8x1.8 
1.9x1.9 2.0x1.9 1.9x1.9 
1.8x1.9 1.9x1.8 1.8x1.8 
1.9x1.9 1.8x1.9 1.8x1.8 
2.3x2.3 2.3x2.3 2.3x2.2 
2.3x2.3 2.4x2.3 2.4x2.3 
2.2x2.3 2.3x2.2 2.3x2.3 
2.5x2.5 2.5x2.5 2.5x2.5 
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TABLE I 
Site #5 
Transistor t 
Wafer « 
1 
2 
3 
a 
8 
10 
11 
12 
16 
17 
21 
22 
design values 
4x4 
mask size 
3.1x3.1 
4.0x4.0 4.0x4.0 
3.9x4.0 4.0x3.9 
4.2x4.1 4.1x4.1 
4.0x4.0 4.0x4.0 
4.2x4.1 4.2x4.1 
1.3x4.3 4.2x4.2 
4.1x4.1 4.1x4.1 
4.2x4.3 4.2x4.3 
4.6x4.4 4.5x4.5 
4.6x4.5 4.5x4.5 
4.6x4.7 4.5x4.6 
4.6x4.6 4.6x4.7 
4x4 
3.1x3.1 
6 . 
3.9x4.0 
3.9x4.0 
4.1x4.1 
3.9x3.9 
4.1x4.1 
4.2x4.2 
4.0x4.1 
4.2x4.2 
4.5x4.5 
4.6x4.5 
4.5x4.6 
4.6x4.6 
0x3.9 
0x4.0 
2x4.1 
0x4.0 
2x4.0 
2x4 
1x4 
2x4 
6x4 
6x4 
5x4.6 
6x4.6 
4x4     4x4 
3.1x3.2 3. 1x3.1 
2.7x2.7 2.5x2.6 2.6x2.6" 
2.6x2.7 2.6x2.6 2.5x2.6 
2.8x2.8 2.7x2.8 2.7x2.8 
2.7x2.7 2.6x2.6 2.6x2.6 
2.8x2.8 2.8x2.8 2.8x2.8 
2.8x2.9 2.8x2.9 2.8x2.8 
2.8x2.8 2.7x2.7 2.8x2.7 
2.9x2.9 2.7x2.9 2.8x2.8 
3.2x3.2 3.2x3.2 3.2x3.2 
3.3x3.2 3.2x3.2 3.3x3.2 
3.2x3.3 3.2x3.2 3.2x3.2 
3.4x3.3 3.3x3.3 3.3x3.3 
3x3 3x3 3x3 
2.6x2.7 
2.6x2.6 
2.9x2.8 
2.7x2.7 
2.8x2.8 
2.9x2.9 
2.8x2.7 
2.8x2.9 
3.2x3.2 
3.3x3.2 
3.2x3.2 
3.3x3.4 
3x3 
2.1x2.2 2.1x2.1 2.0x2.2 2.1x2.2 
Transistor I 
Wafer # 
1 
2 
3 
4 
8 
10 
11 
12 
16 
17 
21 
22 
2.6x2. 
2.6x2. 
2.8x2. 
2.6x2. 
2.9x2. 
2.8x2. 
2.8x2. 
2.8x2. 
3.2x3. 
3.3x3. 
3.2x3. 
3.3x3. 
design values 
3x3 
mask  size 
2.1x2. 
2.6x2.6 
2.5x2.6 
2.8x2.8 
2.6x2.6 
2.8x2.8 
2.8x2.9 
2.8x2.7 
2.8x2.9 
3.2x3.1 
3.2x3.2 
3.2x3.2 
3.4x3.3 
3x3 
1   2.1x2.1 
8 
2.6x2. 
2.6x2. 
2.8x2. 
2.6x2. 
2.8x2. 
2.8x2. 
2.7x2. 
2.8x2. 
3.2x3. 
3.2x3. 
3.2x3. 
3.4x3. 
15 
6x2.6 
6x2.7 
8x2.8 
7x2.6 
9x2.8 
9x2.9 
8x2.8 
2.9x2.8 
3.2x3.2 
3.3x3.1 
3.2x3.2 
3.3x3.3 
3x3 3x3 
2.1x2.1   2.0x2.1 
5x1.6 1.6x1.6 1.5x1.5 
5x1.6 1.4x1.5 1.5x1.5 
9x1.9 1.8x1.9 1.8x1.8 
6x1.7 1.6x1.6 1.6x1.6 
9x1.9 1.9x1.8 1.8x1.8 
9x1.9 2.0x1.9 1.9x1.9 
8x1.9 1.9x1.8 1.8x1.8 
9x1.9 1.8x1.9 1.8x1.8 
3x2.3 2.3x2.3 2.3x2.2 
3x2.3 2.4x2.3 2.4x2.3 
2x2.3 2.3x2.2 2.3x2.3 
5x2.5 2.5x2.5 2.5x2.5 
1.5x1, 
1.4x1, 
1.8x1, 
1.6x1, 
1.8x1, 
1.9x1, 
1.7x1.7 
1.8x1.8 
2.3x2.3 
2.4x2.3 
2.2x2.2 
2.4x2.5 
.6 
.5 
.9 
.6 
.8 
.9 
2.5x2.5  2.5x2.5 2.5x2.5  2.5x2.5 
1.5x1.6   1.5x1.6   1.6x1.6   1.5x1.6 
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TABLE   I 
Transistor  #16 
Site  #1 Site #3 
Wafer  9 
1 1.4x1.4 1.1x1-U 1.4x1.4 1.4 xl.5 1.6x1.6 1.4x1.4 1.4x1.5 1.5x1.5 
2 1.7x1.7 1.6x1.6 1.6x1.6 1.7 xl.7 1.6x1.6 1.5x1.5 1.5x1.5 1.6x1.6 
3 1.9x1.9 1.8x1.8 1.8x1.8 1.9 x1.8 1.8x1.8 1.8x1.8 1.8x1.8 1.8x1.8 
4 1.6x1.5 1.5x1.5 1.5x1.5 1.6 xl.6 1.7x1.6 1.6x1.6 1.6x1.5 1.6x1.6 
8 2.0x1.9 1.9x1.9 1.9x1.9 1.9x2.0 1.9x1.9 1.9x1.9 1.9x1.9 1.9x1.9 
10 1.9x1.9 1.9x1.8 1.9x1.8 1.9 xl.9 1.9x1.8 1.8x1.8 1.8x1.8 1.8x1.8 
11 1.9x1.9 1.9x1.8 1.8x1.8 1.9 xl.9 1.8x1.8 1.7x1.7 1.7x1.8 1.8x1.7 
12 2.0x2.1 2.0x2.0 2.0x2.0 2.1x2.1 1.9x2.0 1.9x1.9 1.9x1.8 1.9> 1.9 
16 2.5x2.4 2.5x2.4 2.4x2.4 2.5 x2.5 2.5x2.4 2.5x2.4 2.4x2.4 2.4x2.4 
17 2.5x2.5 2.5x2.4 2.4x2.4 2.5x2.5 2.4x2.2 2.3x2.3 2.3x2.2 2.3x2.3 
21 2.3x2.3 2.3x2.3 2.3x2.3 2.3x2.3 2.2x2.2 2.2x2.1 2.1x2.1 2.1x2.1 
22 2.3x2.3 2.3x2.3 2.2x2.3 2.3x2.4 2.4x2.4 2.4x2.3 2.4x2.2 2.4x2.3 
design values 
2.5x2.5  2.5x2.5  2.5x2.5 2.5x2.5       2.5x2.5  2.5x2.5 2.5x2.5 2.5x2.5 
mask  si ze 
1.4x1.6   1.5x1.5   1.5x1.5   1.5 x1.6       1.6x1.6   1.5x1.7 1.6x1.6 1.6x1.6 
Site  #5 
Transistor 016 
Wafer I 
1 1.5x1.6 1.5x1.5 1.6x1.6 1.6x1.6 
2 1.4x1.5 1.5x1.5 1.5x1.5 1.5x1.5 
3 1.8x1.8 1.7x1.8 1.8x1.8 1.9x1.8 
4 1.7x1.6 1.5x1.6 1.7x1.6 1.6x1.7 
8 1.8x1.8 1.8x1.8 1.9x1.8 1.9x1.9 
10 1.9x1.9 1.8x1.8 1.9x1.9 1.9x1.9 
11 1.8x1.8 1.8x1.7 1.8x1.8 1.8x1.8 
12 1.8x1.8 1.8x1.8 1.8x1.8 1.9x1.9 
16 2.3x2.2 2.3x2.3 2.3x2.3 2.3x2.3 
17 2.3x2.3 2.4x2.3 2.3x2.3 2.3x2.3 
21 2.2x2.2 2.2x2.2 2.3x2.3 2.2x2.3 
22 2.4x2.5 2.4x2.4 2.5x2.5 2.5x2.5 
c iesign values 
2.5x2.5      2.5x2.5 2.5x2.5       2.5x2.5 
mask  size 
1.6x1.6 1.5x1 .6 1.5x .6 1.5 cl.6 
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Table II 
transistor/ 
wa fer/ 
site    pmax 
Ima>: 
(uA) lM} Is (E-17A) A(um2) p(.2mA) 
13/1/1 54 22.0 2.0 0. 50 2.4 49 
12/1/3 63 24.2 2.1 0. 60 2.7 57 
13/8/3 69 32.9 2.1 0.85 3.e 63 
13/11/3 69 32.3 2. 1 0. 70 4.0 63 
13/21/3 70 41.7 2.4 0.98 6.0 65 
14/1/3 78 51.5 2.7 1.3 7.2 74 
14/8/3 81 29.9 2.9 1.6 e.£ 76 
1 VH/3 es 64.3 2.6 1.6 9.0 80 
14/21/3 80 70.5 3.2 1.7 11.2 76 
4/1/3 80 34.7 3.4 1.9 10.5 76 
4/8/3 84 41.7 3.5 2.1 12.6 80 
4/11/3 86 41.2 3.4 2. 2 11.2 81 
4/21/1 73 87.2 4. 3 2.0 14.4 70 
10/1/3 96 67.5 5.0 3.6 16.1 94 
10/8/3 99 76.5 5.1 4. 2 17.6 97 
10/11/3 106 39.5 5.0 4.7 18.0 103 
10/21/3 96 80.4 5.7 4.3 21.2 94 
12/1/3 94 59.0 4.6 3.2 17.6 91 
12/8/3 95 67.8 4.4 3.P 19.8 92 
12/11/3 100 68.2 4.5 3.6 20.4 98 
12/21/3 91 69.4 5.0 3.6 23.6 89 
11/1/3 92 52.0 4.0 2.7 
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21.1 89 
Table II 
transist* 
wa fer/ 
site 
or/ 
pmax 
Imax 
(uA) iiM? 
Is 
(E-17A) A(um2) p(.2mA) 
11/8/3 96 57.8 3.9 3.1 23.5 93 
11/11/3 100 62.2 4.1 3.4 23.4 96 
11/21/3 90 62.3 4.6 3.3 27.0 88 
2/1/3 84 81.8 5.7 4.5 24.4 83 
2/8/3 95 99.0 6.0 5. 3 26.9 93 
2/11/3 94 99.6 6.-5 5.4 26.5 93 
2/21/3 e? 99.8 6.6 5.0 31. 3 86 
5/1/3 95 122.8 8. 1 7. 2 36.2 94 
5/8/3 1C5 139.4 8.1 7.1 40. 5 105 
5/11/3 102 66.3 8.3 7.9 38. 1 101 
5/21/1 88 130.4 8.7 7.0 46. 2 es 
1/1/3 98 126.2 9.0 6.9 38.6 97 
1/8/3 98 145.5 8.9 8. 2 41.2 98 
1/11/3 108 149.4 9. 1 8.5 40.9 107 
1/21/3 93 146.0 9.9 7.9 47.2 93 
3/1/3 104 157. 1 10. 2 8.8 47.4 104 
3/8/3 113 175.8 10.3 9.9 52.5 112 
3/11/3 111 90.9 10.1 11.0 51.4 110 
3/21/3 102 174.8 11.8 9.6 57.2 102 
9/1/3 107 154.7 9.8 8.5 46.0 107 
9/8/3 111 173. 3 10.1 9.8 50. 3 11.1 
9/11/3 117 86. 2 9.9 10.0 
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49. 4 116 
Table II 
transistor/ 
wafer/ 
site    pmax 
Imax 
(uA) )W Is (E-17A) A(urn2) p(.2mA) 
9/21/3 106 172.3 11.0 9.4 57.2 105 
6/1/3 96 225.3 16.5 12.0 64. 9 96 
6/8/3 91 199.1 15.8 11.0 72. 3 91 
6/11/3 94 229.7 16.0 12.C 68. 1 94 
6/21/1 82 220.5 17.9 12.0 e2.9 82 
7/1/3 81 179.4 10.0 4.6 27. 1 81 
7/8/3 84 220.2 11.5 5.4 32.7 84 
7/11/3 79 221.0 11.4 5.7 35.2 79 
7/21/1 74 320.7 13.3 6.0 38.9 74 
8/1/3 74 186.8 10. 4 4.6 27.0 74 
8/8/3 78 224.8 11. 1 5.5 3 3.3 78 
8/11/3 79 223.8 11.0 5.7 30.0 79 
8/21/1 70 240.9 12.4 6.0 39.7 70 
15/1/3 61 158. 3 7.9 1.8 9.0 48 
15/8/3 67 110.1 8.2 2.5 14. 3 66 
15/11/3 65 219.8 8.1 2.6 12. 2 65 
15/21/1 62 128.9 10.7 2.7 18.1 62 
16/1/3 55 163.5 7.8 1.9 8.8 43 
16/8/3 62 180.0 8.4 2.6 14.1 62 
16/11/3 63 111.2 e.5 2.7 12.4 62 
16/21/1 58 124.2 9.6 2. 3 IP. 4 58 
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Tabl e II 
transistor/ 
wafer/ 
site 
VBE,V> (.DlmA) 
VBE,V) (71mA) 
.803 
V„ <V) 
MA) 
.903 
Per . 
(urn) 
13/1/1 
.738 6. 2 
13/1/3 .735 .800 .897 6.6 
13/8/3 .731 .794 .882 7.8 
13/11/3 .727 
.791 .883 8.0 
13/21/3 .721 .784 .872 9.8 
14/1/3 .714 .779 .871 10.8 
14/8/3 
.709 .772 .858 11.6 
14/11/3 
.708 .771 .656 12.0 
14/21/3 
.706 .768 .851 13.4 
4/1/3 
.70 5 .768 .850 13.4 
4/8/3 
.701 .763 .841 14.6 
4/11/3 
.702 .764 
.842 13.8 
4/21/1 
.701 .763 .840 15.6 
10/1/3 
.687 
.749 .825 16.4 
10/8/3 
.689 .746 
.820 16.6 
10/11/3 
.683 .744 
.818 17.0 
10/21/3" .683 .745 .818 18.4 
12/1/3 
.691 .753 
.829 17.8 
12/8/3 
.687 .749 
.825 18.4 
12/11/3 .687 .749 .82 4 18.8 
12/21/3 .687 
.748 .823 20.0 
11/1/3 .694 .758 
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.839 19.6 
Tabl e II 
transistor/ 
wa fer/ 
site 
VBE,V) (TDlmA) 
VBE,V) (.ImA) (?mA) 
Per . 
(urn) 
11/8/3 .691 .754 .832 20.6 
11/11/3 .689 .752 .830 20.6 
11/21/3 .689 .752 .829 21.8 
2/1/3 .683 .744 .820 24.0 
2/8/3 .678 .740 .813 24.8 
2/11/3 .678 .740 .813 24.8 
2/21/3 .678 .740 .812 26.2 
5/1/3 .671 .733 .806 29.6 
5/8/3 .668 .729 .801 30.6 
5/11/3 .668 .729 .801 30.0 
5/21/1 .670 .731 .802 32.0 
1/1/3 .670 .732 .804 34.0 
1/8/3 .666 .728 .eoi 34.8 
1/11/3 .666 .727 .798 34.8 
1/21/3 .667 .728 .799 36.2 
3/1/3 .665 .726 .796 35.8 
3/8/3 .662 .723 .792 36.8 
3/11/3 .661 .722 .791 36.8 
3/21/3 .663 .723 .792 38.0 
9/1/3 .665 .726 .797 35.6 
9/8/3 .662 .724 .793 36.6 
9/11/3 .662 .723 
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.792 36.6 
,  Tabl e II 
transistor/ 
wa fer/ 
si te 
VBE,V) (.OlmA) 
v iv) 
(. ImA) 
VB (V) Per . 
(urn) 
9/21/3 .663 .724 .793 3P.0 
6/1/3 .656 .717 .784 64.4 
6/8/2 . 660 .721 .788 68.0 
6/11/3 .655 .716 .784 66.0 
6/21/1 .657 .718 .784 72.9 
7/1/3 .681 .742 .817 41.7 
7/8/3 .676 .737 .806 45.7 
7/11/3 .675 .737 .806 43.9 
7/21/1 .674 .735 .804 49.9 
8/1/3 .681 .742 .812 41.6 
8/8/3 .675 .737 .805 46.2 
8/11/3 .675 .737 .805 43.8 
8/21/1 .673 .735 .808 50.4 
15/1/3 .70 4 .766 .629 22.9 
15/8/3 .695 .756 .827 30. 2 
15/11/3 .695 .757 .828 28.0 
15/21/1 .690 .751 .822 24.0 
16/1/3 .703 .765 .838 23.7 
16/8/3 .694 .756 .826 30.0 
16/11/3 .694 .756 .827 28.1 
16/21/1 .691 .753 .822 34.2 
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Design value D 
Mask value differs from 
design value by<Jm 
with a size distribution 
of o~m. 
Resist image differs from 
mask value by <f R 
with a size distribution 
of o-R. 
Oxide cut imago differs 
from resist image by 
£c  with a size distribution 
of cj~e. 
Diffused image differs 
from oxide image by 
&D  with a size distribution 
of crD. 
Electrical "image" differs 
from diffused image by 
cfel with a distribution 
of iTel (depends on 
applied voltage swing). 
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